
R01DS0060EJ0100 Rev.1.00
Page 144 of 168
Sep 13, 2011
RX630 Group
5. Electrical Characteristics
Figure 5.34
RSPI Timing (Master, CPHA = 1) and Simple SPI Timing (Master, CPHA = 1)
Figure 5.35
RSPI Timing (Slave, CPHA = 0) and Simple SPI Timing (Slave, CPHA = 0)
SSLA3 to SSLA0
SSLB3 to SSLB0
output
RSPCKA to RSPCKC
CPOL = 0
output
RSPCKA to RSPCKC
CPOL = 1
output
MISOA to MISOC
input
MOSIA to MOSIC
output
tDr, tDf
tSU
tH
tLEAD
tTD
tLAG
tSSLr, tSSLf
tOH
MSB IN
DATA
LSB IN
MSB IN
MSB OUT
DATA
LSB OUT
IDLE
MSB OUT
tOD
SSLA0
SSLB0
input
RSPCKA to RSPCKC
CPOL = 0
input
RSPCKA to RSPCKC
CPOL = 1
input
MOSIA to MOSIC
input
MISOA to MISOC
output
tDr, tDf
tSU
tH
tLEAD
tTD
tLAG
tSA
MSB IN
DATA
LSB IN
MSB IN
MSB OUT
DATA
LSB OUT
MSB IN
MSB OUT
tOH
tOD
tREL